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Improved I-V Characteristics of SiC MOSFETs by
TCE Thermal Gate Oxidation
B. L. Yang, L. M. Lin, J. P. Xu and P. T. Lai
Abstract-The effects of TCE
(trichloroethylene) thermal gate oxidation on the
electrical characteristics of SiC MOSFETs are
investigated. It is found that TCE thermal gate
oxidation can improve the Id-Vd characteristics,
increase the field-effect mobility, and reduce the
threshold voltage and sub-threshold slope of the
devices. The better device characteristics are
believed to be attributed to the TCE-induced
reductions of charges in the gate oxide and traps
at the SiC/SiO2 interface, and also to the gettering
of charged impurities and reduction of physical
defects by the chlorine incorporated in the gate
oxide.
I. INTRODUCTION
Since MOSFETs were successfully realized on
the cubic polytype SiC in the early 1980's [1], SiC-
based MOSFETs and other MOS-related structures
have become a very hot research topic. SiC finds
applications in high-temperature, high-frequency
and high-power electron devices due to its wide
bandgap, high electron mobility and excellent
thermal conductivity [2,3]. Among these studies,
improving the performance of SiC MOSFETs by
different fabrication technologies is one important
theme. Previous research has demonstrated that the
properties of the SiO2/SiC interface can be improved
by TCE oxidation [4, 5]. In this work, we focus on
the effects of TCE thermal gate oxidation on the
electrical characteristics of SiC MOSFET, including
its field-effect mobility, threshold voltage and sub-
threshold slope.
II. EXPERIMENT
p-type (0001) Si-face 6H-SiC wafers with a
doping concentration of 6.45xl005/cm3 and a 5-pm
epitaxial layer used in this investigation were
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purchased from CREE Research Inc. The wafers
were cleaned using H2SO4 and the conventional
RCA method followed by a 15-s dip in 5% HF
solution. Channel length and width (L and W) were
10 pm and 130 pm. 350-nm SiO2 sputtered on the
SiC wafers was used as the mask for the phosphorus
implant of source and drain regions. The implant
condition was 100 keV/2.45xl015/cm2 + 60
keV/1 .45x 1015 /cm2 . The implanted phosphorus was
activated for 2 hrs at 1200 °C. 19-nm gate oxide was
grown at 1100 °C in the control sample (in pure dry-
02 ambient) and the TCE sample (in TCE plus
oxygen ambient, ratio of TCE to oxygen was 0.05).
The TCE vapor was added to the oxidizing ambient
by a gas controller, and the amount of TCE was
controlled by varying the flow rate of dry nitrogen
through a bubbler filled with liquid TCE kept at 0
°C. The wafers were loaded into an oxidation
furnace at 800 °C, and then the furnace temperature
was raised to 1100 °C. The wafers were oxidized,
and the grown gate oxide was annealed for 30 min.
in N2 ambient at 1100 °C. Then the furnace
temperature was reduced to 800 °C at a rate of -3
°C/min. Finally, after the contact holes were opened
for the source and drain, about 1-pm aluminum was
thermally evaporated on the wafers and then
patterned as the electrodes of the MOSFETs. The
device parameters were measured at room
temperature using HP 41 56A Precision
Semiconductor Parameter Analyzer.
ILL. RESUTS AND DISCUSSIONS
Fig. 1 shows the Id-Vd characteristics of the
MOSFETs. It can be seen that Id of the TCE sample
is much larger (about 1.5 times) than that of the
control sample. The field-effect mobility tFE can be
calculated using the following formula at a drain
voltage Vd= 0.1 V [6]:
(1)dId I LUFE =dV C V Q*Wdg Co vDw
where ld is the drain current, L the channel length,
W the channel width and C0x the gate-oxide
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capacitance extracted from a MOS capacitor. The
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Fig. 4 Sub-threshold characteristics of the samples.
dependence of JFE on effective electrical field (F)
applied to the gate electrode is shown in Fig. 2 (F =
(Vg - V6)/gate-oxide thickness). It can be found that
the field-effect mobility of the TCE sample is much
higher than that of the control sample.
The threshold voltage Vt is measured by
extrapolating the ld versus Vgs curve to ld = O for VD
= 50 mV, as shown in Fig. 3. The value of Vt is 1.62
V for the TCE sample and 3.91 V for the control
sample. Vt of TCE samples reduced about 2 V, as
compared to that of the control samples. If the oxide
charge Qox and oxide capacitance CO,X of MOSFET
are measured, Vt can be determined from the
formula below [7]:
VK= V + 20B + a
COox
Vfb ms
QOX
COXCox
AB kT In Na
q ni
(2a)
(2b)
(2c)
where Vtb is the flat-band voltage, q the elementary
charge, Na the acceptor concentration of the SiC
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substrate, esic the SiC permittivity, fms the work-
function difference between aluminum-gate and 6H-
SiC, k the Boltzmann constant, T the device
temperature in Kelvin and ni the intrinsic carrier
concentration of SiC. With 4,ms = -2.53 V [5], the
third term in (2a) = 2.6 V, the fourth term in (2a) =
0.4 V, V, = 1.62 V for the TCE sample and 3.91 V
for the control sample, the oxide charge Q0x in (2b)
can be calculated to be -1.3x1012 cMn2 and -3.3x1012
cm-2 for the two samples respectively.
The sub-threshold slope characteristics of the
samples are shown in Fig. 4. It can be observed that
the difference between the on current and off current
is about 8 orders for a Vdrange of 0.05 - 10 V. The
interface quality of the MOSFETs was characterized
in the weak inversion region by the slope of log(Id)
versus Vg curve, which is only affected by the
capture of minority carriers by interface states [8].
The sub-threshold slope can be calculated by the
following formula [9]:
dVgs
d[lg(Idg)]
(3a)
the detailed physical mechanisms require more
investigations.
IV. SUMMARY
In this work, a study on the effects of TCE
thermal gate oxidation on the I-V characteristics of
SiC MOSFETs has been done. The experimental
results demonstrate that TCE thermal gate oxidation
can improve the electrical characteristics, increase
the field-effect mobility, and reduce the threshold
voltage and sub-threshold slope of the devices. The
better device performance should be associated with
the TCE-induced reductions of charges in the gate
oxide and traps at the SiC/SiO2 interface, and also
gettering of charged impurities and removal of
physical defects in the gate oxide. The detailed
physics involved still need further study.
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and is correlated to the density of interface states by
(qT [ COX+C(+b)
where CD is the capacitance of the depletion layer,
and C-t represents the capacitance associated with
the interface-state density Di, = C-t/q per eV and cm2.
The calculated results using (3a) show that S is 320
- 531 mV/dec for the control sample and 201 211
mV/dec for the TCE sample for a Vd range of 0.05 V
-10 V. The S of the TCE sample is smaller (about
1.5 - 1.7 times) than that of the control sample.
Therefore, according to the formula (3b) that the
sub-threshold slope increases with the interface-state
density, the TCE sample should have fewer interface
states. As a result, less carrier scattering by reduced
interface states and also oxide charges gives higher
electron mobility, as shown in Fig. 2a.
It has been reported that TCE thermal oxidation
can reduce the charges in the gate oxide and the
traps at the SiC/SiO2 interface because the addition
of chlorine can remove carbon clusters at the
SiO2/SiC interface, getter charged impurities and
reduce physical defects in the gate oxide [4, 5]. As a
result, the MOSFET has higher LFE, smaller flat-
band voltage, Vt and sub-threshold slope. However,
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